Figure 1. Main cleanroom facility at the College of Nanoscale Science and Engineering (CNSE), featuring >50,000ft 2 contiguous ballroomstyle cleanroom.
process flow. Toward this end, CNSE is using a low-power, industry-standard bulk 65nm technology (see Table 1 ). This node currently attracts most commercial design attention. The technology features dual-poly gates with multiple threshold-voltage options and a thick oxide compatible with 1.8 to 3.3V circuit operation. Back-end-of-the-line metallurgy is copper based and allows use of low-permittivity materials for insulators. The technology is enhanced with radio-frequency (RF) passive elements, such as resistors, capacitors, and inductors, using existing backend metallurgy with minimal to no added manufacturing cost.
Unique opportunities exist to develop process features that require introduction of novel materials, a typically difficult challenge in more traditional manufacturing environments. While CNSE follows industry-standard procedures for contamination control, the facility's research and development nature lends itself to explore integration of unique process elements involving materials not proven compatible with standard CMOS, such 
as resistive random-access memory or spin-based memory elements. For example, and part of an ongoing, more futureoriented research project, CNSE is introducing graphene into the cleanroom, which involves addressing contamination-control issues because of the nature of the catalytic-growth conditions used to grow graphene. In 2010, the college is expanding its facilities and partners to build a packaging center on campus that will initially focus on development of 300mm wafer-scale 3D integration. This capability allows heterogeneous integration of micro-electromechanical systems (MEMS) sensors, optical components, and RF applications.
Use of 65nm bulk CMOS in this application enables prototype 3D application development on industry-standard CMOS technologies with subsequent seamless product transfer into foundry-based volume manufacturing. The program is enhanced with a multiproject-wafer approach, which allows technology access while maintaining a financially attractive infrastructure.
The 0.3NA (numerical aperture) Albany Exitech microexposure tool (eMET) and the 0.25NA ADT provide imaging support to joint development and research partners. The eMET is ideally suited for contrast-curve generation and was developed as a screening tool to allow resist manufacturers to do coarse screening of large quantities of samples. Today, the eMET can easily accomplish a coarse screen of five or more samples, allowing testing of the best candidates for maximum resolution on the Lawrence Berkeley National Laboratory micro-exposure tool. This system is capable of imaging in the 22nm range and below. 
Figure 2. Exitech micro-exposure-tool (eMET) imaging

partial coherence (angle of illumination), on-axis (coherent) illumination, outermost illumination of the four quadrupoles.
CSNE has developed and built a state-of-the-art outgassing test stand. With this equipment, resists and materials are qualified before use on the EUV exposure systems. 1, 2 Once the best candidates in terms of resolution, linewidth roughness (LWR), and photospeed have been identified, the materials are typically tested on the full-field ADT. CNSE and SEMATECH staff handle all imaging and wafer processing and may also analyze and provide the data to facility users. A typical user will receive outgassing results, contrast-curve information, processwindow data, ultimate resolution, critical-dimension uniformity, and LWR.
So far this year, more than 2000 wafers have been exposed on the eMET tool. The eMET is delivering 90% availability (24 hours, 7 days a week). This performance has allowed characterization of hundreds of resist and underlayer samples. The eMET can now image 24nm routinely and shows modulation at 22nm (see Figure 2 ). Future planned upgrades will drive resolution to sub-20nm levels. 
